




LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1  
LAYER 4 : IN2  
LAYER 5 : VCC  
LAYER 6 : BOT

VCC_CORE
+1.5V
+1.05V
+1.25V
+1.8VSUS
+3VPCU +3V_S5 +3VSUS +3V +5VPCU +5V_S5 +5V SMDDR_VTERM SMDDR_VREF

## BU1 Block Diagram




## Clock Gen Differential IO power



- During initial power-up be used to sample FSB speed with FSA/B/C


## Clock Gen I2C




### ***BSEL Frequency Select Table***

**FSC**

CPU(HOST)





CPU Thermal monitor




## CPU(Power)


www.bufanxiu.com


















CRT/TV Disable/Enable guide line

External VGA with EV@part, Internal VGA with IV@ part

Signal	If SDVO Disable LVDS Disable	If SDVO enable LVDS Disable	If SDVO enable LVDS enable
VCCD_LVDS	GND	1.8V	1.8V
VCCA_LVDS	GND	GND	1.8V
VCCTX_LVDS	GND	GND	1.8V






All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal



CFG[17:3] Have internal Pull-up

CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port






INTEL FAE (08/17)  
ADD MA14 FOR DUAL LAYERS RAM


[6,13] M\_A A14 R199 56.4 SMDDR\_VTERM

[6,13] M\_B A14 R219 56.4


DDR2 Dual channel A/B CONN



**H: 5.6mm**  
CLOCK 0,1  
CKE 0,1






**H: 10.1mm**  
CLOCK 3,4  
CKE 2,3




**Quanta Computer Inc.**  
PROJECT : BU1 Santa Rosa  
Date: Monday, March 26, 2007  
Sheet 13 of 33







## HDA

ICH_RSVD0	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1



 <b>Quanta Computer Inc.</b> <b>PROJECT : BU1 Santa Rosa</b>	
Size	Document Number <b>ICH8M HOST(1 of 4)</b>
Date:	Tuesday, March 27, 2007 Sheet 14 of 33









GNT3# R227 \*1K\_4

## ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

SPI\_CS1# R220 \*1K\_4

GNT0# R223 \*1K\_4



**U168**

**PCI**

**IRQ**

**INT**


**Interrupt I/F**

**CHRM REV 1.0**



**Pinout Details:**

- Connector Pins (A0-A31):**
  - A0: AD0
  - A1: AD1
  - A2: AD2
  - A3: AD3
  - A4: AD4
  - A5: AD5
  - A6: AD6
  - A7: AD7
  - A8: AD8
  - A9: AD9
  - A10: AD10
  - A11: AD11
  - A12: AD12
  - A13: AD13
  - A14: AD14
  - A15: AD15
  - A16: AD16
  - A17: AD17
  - A18: AD18
  - A19: AD19
  - A20: AD20
  - A21: AD21
  - A22: AD22
  - A23: AD23
  - A24: AD24
  - A25: AD25
  - A26: AD26
  - A27: AD27
  - A28: AD28
  - A29: AD29
  - A30: AD30
  - A31: AD31
- Internal Components:**
  - PCI:**
    - REQ0#
    - GNTO#
    - REQ1#/GPIO0
    - GN11#/GPIO1
    - REQ2#/GPIO2
    - GN23#/GPIO3
    - REQ3#/GPIO4
    - GN33#/GPIO5
    - CBE0#
    - CBE1#
    - CBE2#
    - CBE3#
    - IRDY#
    - PAR
    - PCIRST#
    - DEVSEL#
    - PERR#
    - PLOCK#
    - SERR#
    - STOP#
    - TRDY#
    - FRAME#
    - PLTRST#
    - PCICLK
    - PME#
  - IRQ:**
    - REQ0#
    - GNTO#
    - REQ1#
    - GN11#
    - REQ2#
    - GN12#
    - REQ3#
    - GN13#
    - CBE0#
    - CBE1#
    - CBE2#
    - CBE3#
    - IRDY#
    - PAR
    - DEVSEL#
    - PERR#
    - LOCK#
    - SERR#
    - STOP#
    - TRDY#
    - FRAME#
    - PLCKL ICH
    - PC1\_FME#
  - INT:**
    - INTA#
    - INTB#
    - INTC#
    - INTD#
    - PIRQE#/GPIO2
    - PIRQF#/GPIO3
    - PIRQO#/GPIO4
    - PIRQI#/GPIO5
    - INTF#
    - INTG#
    - INTH#

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#,INTB#	R5C833
REQ1# / GNT1#	AD20	INTC#	CB1410




## SB-GPIO




No Reboot strap

SPKR	Low = Default High = No Reboot	
BIOS/ERIC: UNSTUFF		
SPKR	R178	*10K 4
GPIO35	R380	10K 4
THERM_ALERT#	R187	8.2K 4
SERIRQ	R157	10K 4
CLDRUN#	R371	8.2K 4
MCH_ICH_SYNC# R	R381	*10K 4
CL_RST#1	R151	10K 4
KBSM# ICH	R390	10K 4
SCI#	R366	10K 4
ICH_GPIO22	R134	10K 4
ICH_GPIO48	R138	10K 4
RST_HDD#	R137	10K 4
GPIO36	R133	8.2K 4
GPIO37	R132	8.2K 4


PM_DPRSLPVR	R368	100K	4
ICH_PWROK	R170	10K	4
ICH_GPIO14	R166	10K	4
HDPINT	R468	*10K	4




Board ID	ID4	ID3	ID2	ID1	ID0
NEW CARD	0	0	0	0	1
CARD BUS	0	0	0	1	0
G-SENSOR	0	0	1	0	0
CCD	0	1	0	0	0
ROBSON	1	0	0	0	0




INTEL CRB NEED THOSE PU & PD




INTEL FAE (08/17)  
"Add RSMRST# isolation (important!!! See ww22 Santa Rosa MoW)"







# CRT PORT





# LCD/LED TYPE CONNECTOR




# HALL SENSOR



# CAMERA MODULE




# TOSHIBA LED PANEL MODULE



# CHI MEI LED PANEL MODULE




# LCD PANEL MODULE






**SATA HDD**



**ADDRESS: 32H**









Close Chipset



**PROJECT : BU1 Santa Rosa**


Size	Document Number	Rev
	PATA/ODD/G SENSOR	2A
Date:	Monday, March 26, 2007	Sheet 19 of 33













ENE1410 AJ014100T41

ID Select : AD20  
Interrupt Pin : INTC#  
Request Indicate : REQ1#  
Grant Indicate : GNT1#




[15,22] AD[31..0]









www.bufanxiu.com











W\_LAN&BT / 3G DC-IN / Power / Battery /HDD(ODD) / Bridge Media access  
(Amber) (Blue) (Blue) (Blue) (Blue) (Blue) (Blue)  
(Amber) (Amber)



## MDC





MBCLK	R259	4.7K 4
MBDATA	R258	4.7K 4
2ND MBCLK	R256	4.7K 4
2ND MBDATA	R257	4.7K 4
WWW	R282	4.7K 4
MEDIDA	R283	4.7K 4




I/O Address	
BADDR1-0	Index      Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh      2Fh
1 1	164Eh      164Fh

Signal	Function	Pin	Value
BADDR0	BADDR0	R278	10K 4
BADDR1	SOUT CR DEBUG	R273	*10K 4
SHBM	RF_EN	R265	10K 4

MY0 R277 10K 4  
MY16 R279 10K 4  
MY17 R280 10K 4


+3VP


### EC Debug Port



-- DAISY CHAIN TOPOLOGY --


Reserved for LPC debug card



















Model	REV	DATE	CHANGE LIST	NOTE
BU1	00	20061218	FIRST RELEASED : 20061218	
	01	20061225	Page02: Change CLK GEN. low power outs from +1.05V to +1.25V.Because VDD_IO will drop out when high loading	Circuit modify
			Page02: REV_01 Remove CLK_MCH_OE#_R had pull up resistor,because had be pull up at NB side	Circuit modify
			Page03: Del R382,R383,Q60,D39	Circuit modify
			Page04: Del R176 for FBS signals batter return path under +1.05V plane	Circuit modify
			Page08: Change Crestline VCC_AXM to 1.25V, reference to SR ww48 MoW. reserved 0 ohm resister	Circuit modify
			Page16: Add D43 to avoid leakage from EC to SB,Del R242	Circuit modify
			Page18: REV_01 Reserved LCD/LED type panel module and Digital/analogy MIC	Circuit modify
			Page19: Modify G-Sensor circuit	Circuit modify
			Page22: Reserved LPC_PD# control signal from SB to R5C833	Circuit modify
			Page23: Increase HOLE	Circuit modify
			Page24: Add 0.1u CAP. C810 from +5VPCU to GND	Circuit modify
			Page25: Modify IDE LED circuit	Circuit modify
			Page26: Reserved R756,R766 for EC control G-Sensor	Circuit modify
			Page27: Add 3 cell Battery always setting circuit	Circuit modify
	Page28: Add +3V_S5 discharge circuit	Circuit modify		
	Page30: Reserved PD resistor to avoid leakage voltage	Circuit modify		
	Page32: Reserve +3V discharge circuit	Circuit modify		
	1A	20061227	A TEST (PCB REV_1A) RELEASED : 20061227	
	2A	20070201	Page03: Modify thermal protect circuit and FAN control	Circuit modify
			Page14: Modify RTC charge current / SB strip setting / Reserved PU resistor on SATALED# signal / Change XTAL capacitor value	BOM/Circuit modify
			Page16: Reserver Pull down resistor on HDPINT signal / Reserved C-Link to WLAN / Delete FM function / Add Board ID	Circuit modify
			Page18: Change panel backlight signal pull up resistor / Change camera power source / Add LED type panel circuit / Add fuse on CRT power	BOM/Circuit modify
			/ Reserved EMI choke on USB signals and add EMI solution / Add RC circuit on LED panel driver IC	Circuit modify
			Page19: Modify LDO power source / Add Microprocessor reset IC / Reserved G-sensor SMBUS to SB chipset	Circuit modify
			Page22: Reserved Cardreader external EEPROM	Circuit modify
			Page23: Separate RF enable/disable pin from WLAN and 3G card / Add EMI solution and Reserved C-Link circuit / Delete 3G card function	Circuit modify
/ Add HOLE for card Bus connector			Circuit modify	
Page24: Increase CN7 pin for control illumination logo and enable/disable USB port power / Add capacitor on keyboard signals for EMI			Circuit modify	
/ Change LAN/B cable connector / Delete FM function			Circuit modify	
Page25: Modify battery LED and RF SW power source / Delete 3G card LED			Circuit modify	
Page26: Modify EC control circuit / Add EMI solution / Change XTAL capacitor value			BOM/Circuit modify	
Page27: Change fuse rating and switch MOS			Circuit modify	
Page29: Add EMI solution		Circuit modify		
Page30: Add EMI solution		Circuit modify		
Page31: Add EMI solution		Circuit modify		
Page32: Add EMI solution		Circuit modify		
3A		20070326	Page03: Add CAP to GND for FAN controller IC U12 power pin decoupling	Circuit modify
			Page13: Change DDR socket height	Circuit modify
	Page18: Exchange Dioid and Fuse placement		Circuit modify	
	Page20: Add control LAN power circuit to enable/disable LAN		Circuit modify	
	Page22: Change 1394 connector type and delete card reader connector 2nd source		Circuit modify	
	Page23: Change mini-card 3V power source from +3VSUS to +3V_S5 for support wake on WLAN from S3/S4 / Change HOLE pad size		Circuit modify	
	Page24: Reserve EMI capacitor / add solve insert PCMCIA Card speaker has bo sound circuit		Circuit modify	
	20070327	Page25: Add ESD protect circuit	Circuit modify	
		Page27: Change MOS footprint	Circuit modify	
		Page14: Modify RTC short pad footprint	Circuit modify	
		Page17: Modify inductance type	Circuit modify	
		Page23: Add capacitors for EMI	Circuit modify	
		Page24: Modify FFC connector footprint	Circuit modify	
		Page26: Add capacitor for EMI	Circuit modify	
	20070328	Page27: Reserve EMI circuit	Circuit modify	
		Page22: Delete card reader external EEPROM	Circuit modify	
20070329	Page23: Add pull up resistor on PCIE_WAKE# signal	Circuit modify		
	Page18: Delete CMO LED type connector	Circuit modify		
	Page25: Reserve ESD protect on kill-switch	Circuit modify		
		Page31: Stuff R/C Snubber for EMI	BOM modify	